A novel mono-stable 4T-SRAM cell is proposed in this paper. The cell is designed in 65nm LPCMOS process and simulated to find out the linear energy transfer threshold of SEU. T-CAD simulation results show that its LET th for data(1) is up to 41.6 MeV/mg/cm 2 , almost the same as DICE, and the data error rate can be reduce to 1.2×10 -11 /bit.day with a particular duplication redundancy SRAM structure. The proposed 4T cell takes advantage of small cell size and solid anit-SEU ability, showing good potential to be used in SEU hardened SRAM.
INTRODUCTION
SRAM is widely used in the space electronics systems. As the feature size of SRAM process scaled down, linear energy transfer threshold (LET th ) of single-event-upset (SEU) decreases rapidly, due to the bi-stable structure in traditional 6T-SRAM cell [1] . Studies show that when process shrinks from 0.8μm to 65nm, LET th drops from 57.1 to less than 1.73 MeV/mg/cm 2 [2, 3] . In order to improve anti-SEU ability of SRAM cell, Quatro (10T) structures and 11T structures [4] are proposed, but their LET th is still smaller than 10 MeV/mg/cm 2 , resulting in high SEU error rate caused by high flux particles in the space environment, such as Cl (LET=12.6 MeV/mg/cm 2 ). Besides, Dual Interlocked storage Cell (DICE) and DICE with guard ring [5] are developed to increase LET th up to 40 MeV/mg/cm 2 , while their cell size is as larger as 10X of 6T-SRAM cell, limiting its application for large capacity SRAM.
In this paper, we firstly propose a novel mono-stable four-transistor (4T) SRAM cell, which has advantages in small cell size and solid anit-SEU ability. The cell is designed in 65nm LPCMOS process and simulated with Technology Computer Aided Design (T-CAD) simulation tools. Simulation results exhibit significant improvement in LET th of SEU, therefore show good potential to be used in SEU hardened SRAM.
4T-SRAM CELL DESIGN
The 4T-SRAM cell is designed based on 65nm LPCMOS process, wherein data are stored in Q and Q N , as shown in Figs. 1(a) and (c). Compared with traditional 6T-SRAM cell, two feedback transistors are removed to make it work in a mono-stable mode; i.e. data(1) (Q=1; Q N =0) is held stably with the feedback of N1 and P1, while data(0) (Q=0; Q N =1) is unstable due to Q and Q N being float. In order to store '0' stably, device parameters and operation conditions, such as V th , W/L, V DDI /V SSI and V WWL /V RWL , are optimized to ensure that I leak of NG1/PG1 are larger than the one of P1/N1 in any situation. Thus, I leak of NG1 and PG1 help to maintain '0' stably.
The write and read operation scheme is dedicatedly designed to prevent data(0) loss in the unselected cells. Both write and read operations are performed in a single-end mode; wherein the write data(1/0) on WBL is written in the selected cell through NG1 with WWL=1, while the read data is output to RBL through PG1 with RWL=0. To realize single-end-mode read, reference cell (RefCell) is introduced into the array with V Ref being about 0.6V, as shown in Fig. 1 (b) . Fig.2 shows the detailed write/hold/read operation waveforms, which illustrates the good function of the cell.
Considering the space radiation, 4T-SRAM cell also features with asymmetric single-event- 
